

1

2

3

4

5

6

7

8

THIS DRAWING AND SPECIFICATIONS, HEREIN, ARE THE PROPERTY OF INVENTEC CORPORATION AND SHALL NOT BE REPRODUCED, COPIED, OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION, INVENTEC CORPORATION 2009 ALL RIGHT RESERVED

HSF Property : HF

HELLO

AMD-Sabine 14"

SI (DISCRETE)

2011/01/26

</

Index Of Content

PAGE

01- Project Name	
02- Index	
03- Power Procedure	
04- Power Sequence	
05- Block Diagram	
06- DC & BATTERY CHARGER	
07- BATTERY CONN	
08- +V5A & +V3A	
09- +V1.1A & +VDDA	
10- +VDDIO_SUS&+V0.75S	
11- +APU_VDD&+VDDNB	
12- +VDDP&+V1.8S_GPU	
13- +V5S&+V3S&+V1.5S & +V1.1S	
14- +GPU_VDDC&+VPCIE	
15- Reserve	
16- CPU-1	
17- CPU-2	
18- CPU-3	
19- CPU-4	
20- DDR3 DIMM0	
21- DDR3 DIMM1	
22- FAN & THERMAL IC	
23- FCH-1	
24- FCH-2	
25- FCH-3	
26- SLG3NB163VTR	
27- FCH-4	
28- FCH-5	

PAGE

29- STRAP	
30- KBC	
31- HDMI	
32- CRT	
33- LCM	
34- eDP TO LVDS	
35- SATA HDD & SATA ODD CONN	
36- Card reader-JMB709	
37- LAN	
38- RJ45 CONN	
39- AUDIO CODEC & SPEAKER CONN	
40- Keyboard CONN & Indicate LED	
41- SATA LED & POWER LED	
42- SCREW & EMI	
43- WLAN & BT	
44- BLANK	
45- USB 3.0 CONN	
46- Daughter Board CONN	
47- USB & AUDIO BOARD	
48- POWER BOTTON & PICK BUTTON & TP LED BOARD	
49- GPU-1	
50- GPU-2	
51- GPU-3	
52- GPU-4	
53- GPU-5	
54- GPU-6	
55- VRAM-1	
56- VRAM-2	


PAGE


57- BLANK	
58- BLANK	
59- BLANK	
60- BLANK	

INVENTEC


TITLE KID AMD			
Index			
SIZE A3	CODE CS	DOC. NUMBER Model No	REV 000
SHEET 2		OF 60	

CHANGE by *Chiu, Nicholas* 22-Dec-2010







Sabine - DIS



AC IN




INVENTEC

TITLE			
KID AMD DC & BATTERY CHARGER			
SIZE	CODE	DOC. NUMBER	REV
A3	CS	Model No	000

CHANGE by *Chiu, Nicholas* 12-Oct-2010

SHEET 6 OF 60



INVENTEC

TITLE KID AMD BATTERY CONN			
SIZE A3	CODE CS	DOC. NUMBER <i>Model No</i>	REV 000

CHANGE by *Chiu, Nicholas* 8-Oct-2010


SHEET 7 OF 60



TITLE			
<i>KID AMD</i> <i>+V3A & +V5A</i>			
SIZE	CODE	DOC. NUMBER	REV
A3	CS	<i>Model No</i>	<i>000</i>
SHEET		8	OF 60

+V1.1A & +VDDA

AC-0.34A
DC-0.598A



www.aitech1.ru

INVENTEC

TITLE			
KID AMD			
+V1.1A & +VDDA			
SIZE	CODE	DOC. NUMBER	REV
A3	CS	Model No	000

CHANGE by *Chiu, Nicholas* 8-Oct-2010

SHEET 9 OF 60

A

A

B

2

D

1

D

1

1


1

1


A3	CS	Model_No	0
SHEET		10	OF 60

CHANGE by	<i>Chiu, Nicholas</i>	<i>8-Oct-2010</i>
-----------	-----------------------	-------------------


CS Model No
SHEET 10 OF 60



AC-0.357A
DC-0.83A



www.aitech1.ru



TITLE			
KID AMD +VDDP & +V1.8S_GPU			
SIZE	CODE	DOC. NUMBER	REV
A3	CS	<i>Model No</i>	<i>000</i>

A

C



5

CHANGE by	<i>Chiu, Nicholas</i>	8-Oct-2010
-----------	-----------------------	------------

+VDDC_GPU & +VPCIE

AC-0.8655A
DC-1.522A

POW_SW1	POW_SW0	+VDDC_GPU	Rtop	Rbot
0	0	1.1V	R50	R55 // R54
0	1	1V	R50	R55
1	0	0.95V	R50 // R91	R55 // R54
1	1	0.9V	R50 // R91	R55




INVENTEC

TITLE KID AMD +VDDC_GPU & +VPCIE			
SIZE A3	CODE CS	DOC. NUMBER Model No	REV 000

CHANGE by Chiu, Nicholas 8-Oct-2010

SHEET 14 OF 60




www.aitech1.ru

INVENTEC			
TITLE KID AMD			
SIZE A3	CODE CS	DOC. NUMBER Model No	REV 000
CHANGE by Chiu, Nicholas		8-Oct-2010	SHEET 15 OF 60

CPU

(6026B0194402)
*BOM



INVENTEC

TITLE KID AMD CPU-1			
SIZE A3	CODE CS	DOC. NUMBER Model No	REV 000
SHEET 16		OF 60	

CHANGE by *Chiu, Nicholas* 8-Oct-2010

CPU

To LVDS ANX3110

To FCH VGA

HDT Header


INVENTEC

TITLE KID AMD CPU-2			
SIZE A3	CODE CS	DOC. NUMBER <i>Model No</i>	REV 000

CHANGE by	<i>Chiu, Nicholas</i>	<i>15-Dec-2010</i>
-----------	-----------------------	--------------------

Model No 17 OF 60


CPU



INVENTEC

TITLE KID AMD CPU-3			
SIZE A3	CODE CS	DOC. NUMBER Model No	REV 000
SHEET 18		OF 60	

CHANGE by *Chiu, Nicholas* 8-Oct-2010




INVENTEC

TITLE KID AMD CPU-4			
SIZE A3	CODE CS	DOC. NUMBER <i>Model No</i>	REV 000
SHEET 19		OF 60	

CHANGE by *Chiu, Nicholas* 23-Dec-2010

```


MEM_MA_ADD(15:0) 18--
MEM_MA_ADD(0) 98 A0 D00 5 MEM_MA_DATA(0) SDDR-DQ
MEM_MA_ADD(1) 97 A1 D00 7 MEM_MA_DATA(1) SDDR-DQ
MEM_MA_ADD(2) 96 A2 D00 9 MEM_MA_DATA(2) SDDR-DQ
MEM_MA_ADD(3) 95 A3 D00 17 MEM_MA_DATA(3) SDDR-DQ
MEM_MA_ADD(4) 94 A4 D00 3 MEM_MA_DATA(4) SDDR-DQ
MEM_MA_ADD(5) 93 A5 D00 8 MEM_MA_DATA(5) SDDR-DQ
MEM_MA_ADD(6) 92 A6 D00 6 MEM_MA_DATA(6) SDDR-DQ
MEM_MA_ADD(7) 91 A7 D00 18 MEM_MA_DATA(7) SDDR-DQ
MEM_MA_ADD(8) 90 A8 D00 21 MEM_MA_DATA(8) SDDR-DQ
MEM_MA_ADD(9) 89 A9 D00 33 MEM_MA_DATA(9) SDDR-DQ
MEM_MA_ADD(10) 88 A10 AP D010 35 MEM_MA_DATA(10) SDDR-DQ
MEM_MA_ADD(11) 87 A11 D010 33 MEM_MA_DATA(11) SDDR-DQ
MEM_MA_ADD(12) 86 A12 D011 34 MEM_MA_DATA(12) SDDR-DQ
MEM_MA_ADD(13) 85 A13 D011 24 MEM_MA_DATA(13) SDDR-DQ
MEM_MA_ADD(14) 84 A14 D011 36 MEM_MA_DATA(14) SDDR-DQ
MEM_MA_ADD(15) 83 A15 D015 36 MEM_MA_DATA(15) SDDR-DQ
MEM_MA_ADD(16) 82 A16 D015 39 MEM_MA_DATA(16) SDDR-DQ
MEM_MA_ADD(17) 81 A17 D017 41 MEM_MA_DATA(17) SDDR-DQ
MEM_MA_ADD(18) 80 A18 D017 53 MEM_MA_DATA(18) SDDR-DQ
MEM_MA_ADD(19) 79 A19 D019 53 MEM_MA_DATA(19) SDDR-DQ
MEM_MA_ADD(20) 78 A20 D020 40 MEM_MA_DATA(20) SDDR-DQ
MEM_MA_ADD(21) 77 A21 D021 40 MEM_MA_DATA(21) SDDR-DQ
MEM_MA_ADD(22) 76 A22 D022 52 MEM_MA_DATA(22) SDDR-DQ
MEM_MA_ADD(23) 75 A23 D022 52 MEM_MA_DATA(23) SDDR-DQ
MEM_MA_ADD(24) 74 A24 D022 57 MEM_MA_DATA(24) SDDR-DQ
MEM_MA_ADD(25) 73 A25 D025 67 MEM_MA_DATA(25) SDDR-DQ
MEM_MA_ADD(26) 72 A26 D026 69 MEM_MA_DATA(26) SDDR-DQ
MEM_MA_ADD(27) 71 A27 D026 56 MEM_MA_DATA(27) SDDR-DQ
MEM_MA_ADD(28) 70 A28 D026 58 MEM_MA_DATA(28) SDDR-DQ
MEM_MA_ADD(29) 69 A29 D029 68 MEM_MA_DATA(29) SDDR-DQ
MEM_MA_ADD(30) 68 A30 D030 70 MEM_MA_DATA(30) SDDR-DQ
MEM_MA_ADD(31) 67 A31 D031 129 MEM_MA_DATA(31) SDDR-DQ
MEM_MA_ADD(32) 66 A32 D032 141 MEM_MA_DATA(32) SDDR-DQ
MEM_MA_ADD(33) 65 A33 D033 141 MEM_MA_DATA(33) SDDR-DQ
MEM_MA_ADD(34) 64 A34 D034 143 MEM_MA_DATA(34) SDDR-DQ
MEM_MA_ADD(35) 63 A35 D034 130 MEM_MA_DATA(35) SDDR-DQ
MEM_MA_ADD(36) 62 A36 D036 132 MEM_MA_DATA(36) SDDR-DQ
MEM_MA_ADD(37) 61 A37 D037 140 MEM_MA_DATA(37) SDDR-DQ
MEM_MA_ADD(38) 60 A38 D038 142 MEM_MA_DATA(38) SDDR-DQ
MEM_MA_ADD(39) 59 A39 D039 147 MEM_MA_DATA(39) SDDR-DQ
MEM_MA_ADD(40) 58 A40 D040 149 MEM_MA_DATA(40) SDDR-DQ
MEM_MA_ADD(41) 57 A41 D041 149 MEM_MA_DATA(41) SDDR-DQ
MEM_MA_ADD(42) 56 A42 D042 157 MEM_MA_DATA(42) SDDR-DQ
MEM_MA_ADD(43) 55 A43 D043 159 MEM_MA_DATA(43) SDDR-DQ
MEM_MA_ADD(44) 54 A44 D044 146 MEM_MA_DATA(44) SDDR-DQ
MEM_MA_ADD(45) 53 A45 D044 158 MEM_MA_DATA(45) SDDR-DQ
MEM_MA_ADD(46) 52 A46 D045 160 MEM_MA_DATA(46) SDDR-DQ
MEM_MA_ADD(47) 51 A47 D047 163 MEM_MA_DATA(47) SDDR-DQ
MEM_MA_ADD(48) 50 A48 D048 165 MEM_MA_DATA(48) SDDR-DQ
MEM_MA_ADD(49) 49 A49 D048 175 MEM_MA_DATA(49) SDDR-DQ
MEM_MA_ADD(50) 48 A50 D049 177 MEM_MA_DATA(50) SDDR-DQ
MEM_MA_ADD(51) 47 A51 D051 177 MEM_MA_DATA(51) SDDR-DQ
MEM_MA_ADD(52) 46 A52 D051 152 MEM_MA_DATA(52) SDDR-DQ
MEM_MA_ADD(53) 45 A53 D052 166 MEM_MA_DATA(53) SDDR-DQ
MEM_MA_ADD(54) 44 A54 D052 174 MEM_MA_DATA(54) SDDR-DQ
MEM_MA_ADD(55) 43 A55 D054 176 MEM_MA_DATA(55) SDDR-DQ
MEM_MA_ADD(56) 42 A56 D056 183 MEM_MA_DATA(56) SDDR-DQ
MEM_MA_ADD(57) 41 A57 D057 191 MEM_MA_DATA(57) SDDR-DQ
MEM_MA_ADD(58) 40 A58 D058 191 MEM_MA_DATA(58) SDDR-DQ
MEM_MA_ADD(59) 39 A59 D059 193 MEM_MA_DATA(59) SDDR-DQ
MEM_MA_ADD(60) 38 A60 D060 192 MEM_MA_DATA(60) SDDR-DQ
MEM_MA_ADD(61) 37 A61 D061 192 MEM_MA_DATA(61) SDDR-DQ
MEM_MA_ADD(62) 36 A62 D062 194 MEM_MA_DATA(62) SDDR-DQ
MEM_MA_ADD(63) 35 A63 D063 194 MEM_MA_DATA(63) SDDR-DQ
MEM_MA_ADD(64) 34 A64 D064 195 MEM_MA_DATA(64) SDDR-DQ
MEM_MA_ADD(65) 33 A65 D065 196 MEM_MA_DATA(65) SDDR-DQ
MEM_MA_ADD(66) 32 A66 D066 197 MEM_MA_DATA(66) SDDR-DQ
MEM_MA_ADD(67) 31 A67 D067 198 MEM_MA_DATA(67) SDDR-DQ
MEM_MA_ADD(68) 30 A68 D068 199 MEM_MA_DATA(68) SDDR-DQ
MEM_MA_ADD(69) 29 A69 D069 200 MEM_MA_DATA(69) SDDR-DQ
MEM_MA_ADD(70) 28 A70 D070 201 MEM_MA_DATA(70) SDDR-DQ
MEM_MA_ADD(71) 27 A71 D071 202 MEM_MA_DATA(71) SDDR-DQ
MEM_MA_ADD(72) 26 A72 D072 203 MEM_MA_DATA(72) SDDR-DQ
MEM_MA_ADD(73) 25 A73 D073 204 MEM_MA_DATA(73) SDDR-DQ
MEM_MA_ADD(74) 24 A74 D074 205 MEM_MA_DATA(74) SDDR-DQ
MEM_MA_ADD(75) 23 A75 D075 206 MEM_MA_DATA(75) SDDR-DQ
MEM_MA_ADD(76) 22 A76 D076 207 MEM_MA_DATA(76) SDDR-DQ
MEM_MA_ADD(77) 21 A77 D077 208 MEM_MA_DATA(77) SDDR-DQ
MEM_MA_ADD(78) 20 A78 D078 209 MEM_MA_DATA(78) SDDR-DQ
MEM_MA_ADD(79) 19 A79 D079 210 MEM_MA_DATA(79) SDDR-DQ
MEM_MA_ADD(80) 18 A80 D080 211 MEM_MA_DATA(80) SDDR-DQ
MEM_MA_ADD(81) 17 A81 D081 212 MEM_MA_DATA(81) SDDR-DQ
MEM_MA_ADD(82) 16 A82 D082 213 MEM_MA_DATA(82) SDDR-DQ
MEM_MA_ADD(83) 15 A83 D083 214 MEM_MA_DATA(83) SDDR-DQ
MEM_MA_ADD(84) 14 A84 D084 215 MEM_MA_DATA(84) SDDR-DQ
MEM_MA_ADD(85) 13 A85 D085 216 MEM_MA_DATA(85) SDDR-DQ
MEM_MA_ADD(86) 12 A86 D086 217 MEM_MA_DATA(86) SDDR-DQ
MEM_MA_ADD(87) 11 A87 D087 218 MEM_MA_DATA(87) SDDR-DQ
MEM_MA_ADD(88) 10 A88 D088 219 MEM_MA_DATA(88) SDDR-DQ
MEM_MA_ADD(89) 9 A89 D089 220 MEM_MA_DATA(89) SDDR-DQ
MEM_MA_ADD(90) 8 A90 D090 221 MEM_MA_DATA(90) SDDR-DQ
MEM_MA_ADD(91) 7 A91 D091 222 MEM_MA_DATA(91) SDDR-DQ
MEM_MA_ADD(92) 6 A92 D092 223 MEM_MA_DATA(92) SDDR-DQ
MEM_MA_ADD(93) 5 A93 D093 224 MEM_MA_DATA(93) SDDR-DQ
MEM_MA_ADD(94) 4 A94 D094 225 MEM_MA_DATA(94) SDDR-DQ
MEM_MA_ADD(95) 3 A95 D095 226 MEM_MA_DATA(95) SDDR-DQ
MEM_MA_ADD(96) 2 A96 D096 227 MEM_MA_DATA(96) SDDR-DQ
MEM_MA_ADD(97) 1 A97 D097 228 MEM_MA_DATA(97) SDDR-DQ
MEM_MA_ADD(98) 0 A98 D098 229 MEM_MA_DATA(98) SDDR-DQ
MEM_MA_ADD(99) 0 A99 D099 230 MEM_MA_DATA(99) SDDR-DQ
MEM_MA_ADD(100) 0 A100 D100 231 MEM_MA_DATA(100) SDDR-DQ
MEM_MA_ADD(101) 0 A101 D101 232 MEM_MA_DATA(101) SDDR-DQ
MEM_MA_ADD(102) 0 A102 D102 233 MEM_MA_DATA(102) SDDR-DQ
MEM_MA_ADD(103) 0 A103 D103 234 MEM_MA_DATA(103) SDDR-DQ
MEM_MA_ADD(104) 0 A104 D104 235 MEM_MA_DATA(104) SDDR-DQ
MEM_MA_ADD(105) 0 A105 D105 236 MEM_MA_DATA(105) SDDR-DQ
MEM_MA_ADD(106) 0 A106 D106 237 MEM_MA_DATA(106) SDDR-DQ
MEM_MA_ADD(107) 0 A107 D107 238 MEM_MA_DATA(107) SDDR-DQ
MEM_MA_ADD(108) 0 A108 D108 239 MEM_MA_DATA(108) SDDR-DQ
MEM_MA_ADD(109) 0 A109 D109 240 MEM_MA_DATA(109) SDDR-DQ
MEM_MA_ADD(110) 0 A110 D110 241 MEM_MA_DATA(110) SDDR-DQ
MEM_MA_ADD(111) 0 A111 D111 242 MEM_MA_DATA(111) SDDR-DQ
MEM_MA_ADD(112) 0 A112 D112 243 MEM_MA_DATA(112) SDDR-DQ
MEM_MA_ADD(113) 0 A113 D113 244 MEM_MA_DATA(113) SDDR-DQ
MEM_MA_ADD(114) 0 A114 D114 245 MEM_MA_DATA(114) SDDR-DQ
MEM_MA_ADD(115) 0 A115 D115 246 MEM_MA_DATA(115) SDDR-DQ
MEM_MA_ADD(116) 0 A116 D116 247 MEM_MA_DATA(116) SDDR-DQ
MEM_MA_ADD(117) 0 A117 D117 248 MEM_MA_DATA(117) SDDR-DQ
MEM_MA_ADD(118) 0 A118 D118 249 MEM_MA_DATA(118) SDDR-DQ
MEM_MA_ADD(119) 0 A119 D119 250 MEM_MA_DATA(119) SDDR-DQ
MEM_MA_ADD(120) 0 A120 D120 251 MEM_MA_DATA(120) SDDR-DQ
MEM_MA_ADD(121) 0 A121 D121 252 MEM_MA_DATA(121) SDDR-DQ
MEM_MA_ADD(122) 0 A122 D122 253 MEM_MA_DATA(122) SDDR-DQ
MEM_MA_ADD(123) 0 A123 D123 254 MEM_MA_DATA(123) SDDR-DQ
MEM_MA_ADD(124) 0 A124 D124 255 MEM_MA_DATA(
```



INVENTEC			
TITLE KID AMD SO-DIMM0			
SIZE A3	CODE CS	DOC. NUMBER Model No	REV. 000
SHEET		20	OF 60

SO-DIMM1-ST_400

Layout Note: Place
these Caps near
SO-DIMM1 power pin



INVENTEC

TITLE			
KID AMD SO-DIMM1			
SIZE	CODE	DOC. NUMBER	REV
A3	CS	Model No	000
SHEET		21	OF 60

CHANGE by Chiu, Nicholas 8-Oct-2010




SIZE A3	CODE CS	DOC. NUMBER <i>Model No</i>	REV <i>000</i>
-------------------	-------------------	--------------------------------	-------------------

SHEET		22	OF	60
-------	--	----	----	----

CHANGE by	<i>Chiu, Nicholas</i>	<i>8-Oct-2010</i>
-----------	-----------------------	-------------------


SHEET 22 OF 60





INVENTEC


TITLE KID AMD FCH-2			
SIZE A3	CODE CS	DOC. NUMBER Model No	REV 000
SHEET 24		OF 60	

CHANGE by Chiu, Nicholas 8-Oct-2010










INVENTEC


TITLE			
KID AMD			
FCH-6			
SIZE	CODE	DOC. NUMBER	REV
A3	CS	Model No	000
SHEET		28	OF 60

CHANGE by *Chiu, Nicholas* 8-Oct-2010



Required Straps:

RTCCCLK		PCI_CLK1	PCI_CLK3	PCI_CLK4	LPC_CLK0	PCI_CLK1	EC_PWM2
S5 PLUS MODE DISABLE (DEFAULT)	PULL HIGH	ALLOW PCIE Gen2 DEFAULT	USE DEBUG STRAP	non Fusion CLOCK MODE DEFULT APU_CLK AND DISP_CLK NO CLOCK OUTPUT	EC ENABLED	INTEGRATED CLKGEN ENABLED DEFAULT	LPC ROM
S5 PLUS MODE ENABLE	PULL LOW	FORCE PCIE Gen1	IGNORE DEBUG STRAP DEFULT	Fusion CLOCK MODE DEFULT APU_CLK AND DISP_CLK CLOCK OUTPUT FROM INT CLOCK GEN	EC DISABLED DEFAULT	INTEGRATED CLKGEN DISABLED	SPI ROM DEFAULT



Debug Straps

FCH HAS 15K INTERNAL PU FOR PCI_AD[27:23]


	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
PULL HIGH	USE PCI PLL (default)	DISABLE ILA AUTORUN (default)	USE FC PLL (default)	USE DEFAULT PCIE STRAPS (default)	DISABLE PCI MEM BOOT (default)
PULL LOW	BYPASS PCI PLL	ENABLE ILA AUTORUN	BYPASS FC PCI PLL	USE EEPROM PCIE STRAPS	ENABLE PCI MEM BOOT

INVENTEC

TITLE KID AMD STRAP			
SIZE A3	CODE CS	DOC. NUMBER <i>Model No</i>	REV 000
CHANGE by <i>Chiu, Nicholas</i>		8-Oct-2010	
SHEET 29		OF 60	


[illegible]

	DGPU_HPD_INTR
Plug Cable	H
Unplug Cable	L




TITLE			
KID AMD HDMI			
SIZE	CODE	DOC. NUMBER	REV
A3	CS	Model No	000
SHEET		31	OF 60

CHANGE by		Chiu, Nicholas	8-Oct-2010	AS	CS	Model No	000
				SHEET		31	OF 60



LVDS



LCM CONN (40pin)

INVENTEC


TITLE	<i>KID AMD</i>
	<i>LCM</i>

SIZE A3	CODE CS	DOC. NUMBER <i>Model No</i>	REV <i>000</i>
-------------------	-------------------	--------------------------------	-------------------

CHANGE by	<i>Chiu, Nicholas</i>	<i>8-Oct-2010</i>
-----------	-----------------------	-------------------

SHEET **33** OF **60**

eDP TO LVDS IC - ANX3110



INVENTEC


TITLE
KID AMD
PS8612

SIZE CODE DOC. NUMBER REV
A3 CS Model No **000**

CHANGE by **Chiu, Nicholas** **8-Oct-2010**


SHEET **34** OF **60**

SATA ODD RE-DRIVER



SATA ODD CONN



1.6A



www.aitech1.ru

SATA HDD CONN

1A



INVENTEC

TITLE KID AMD SATA HDD & ODD CONN			
SIZE A3	CODE CS	DOC. NUMBER Model No	REV 000
SHEET		35	OF 60

CHANGE by Chiu, Nicholas 8-Oct-2010

A




D

- F

F

3

CHANGE by	<i>Chiu, Nicholas</i>	<i>8-Oct-2010</i>
-----------	-----------------------	-------------------




LAYOUT NOTE : Place termination resistors and caps as close to LAN controller as possible

INVENTEC


TITLE KID AMD RJ45 CONN			
SIZE A3	CODE CS	DOC. NUMBER <i>Model No</i>	REV 000
SHEET 38		OF 60	

CHANGE by *Chiu, Nicholas* 8-Oct-2010




SATA LED & POWER LED

SATA LED & HDD-HALTED LED



POWER LED



www.aitech1.ru

INVENTEC

TITLE			
KID AMD			
SATA LED & PWR LED			
SIZE	CODE	DOC. NUMBER	REV
A3	CS	Model No	000

CHANGE by *Chiu, Nicholas* 8-Oct-2010

SHEET 41 OF 60



TITLE			
KID AMD SCREW & EMI			
SIZE	CODE	DOC. NUMBER	REV
A3	CS	Model No	000

CHANGE by	<i>Chiu, Nicholas</i>	<i>8-Oct-2010</i>
-----------	-----------------------	-------------------


BLUETOOTH CONN

NA

WLAN CONN (MINICARD)

	Peak (mA)	Normal (mA)
+V3.3A	2,750mA	1,100mA
+V1.5	500mA	375mA

www.aiteon.ru



	PCH	SB800/820
WLAN_RF_OFF#	GPIO57	GPIO12
WLAN_POWER_OFF	GPIO35	GPIO176

INVENTEC

TITLE KID AMD WLAN & BT			
SIZE A3	CODE CS	DOC. NUMBER Model No	REV 000

CHANGE by Chiu, Nicholas 8-Oct-2010


SHEET 43 OF 60

	1	2	3	4	5	6	7	8	
A	<div>NA</div> <div>www.aitech1.ru</div>								A
B									B
C									C
D									D
E									E
F									F
	1	2	3	4	5	6	7	8	


INVENTEC

TITLE			
KID AMD			
WWAN & SIM CARD			
SIZE	CODE	DOC. NUMBER	REV
A3	CS	Model No	000
SHEET		44	OF 60

CHANGE by *Chiu, Nicholas* 8-Oct-2010



CHANGE by	<i>Chiu, Nicholas</i>	<i>6-Jan-2011</i>
-----------	-----------------------	-------------------




F



F




SIZE A3	CODE CS	DOC. NUMBER <i>Model No</i>	REV <i>000</i>
SHEET		48	OF 60



INVENTEC

TITLE			
KID AMD GPU-1			
SIZE	CODE	DOC. NUMBER	REV
A3	CS	Model No	000
SHEET		49	OF 60


CHANGE by Chiu, Nicholas 8-Oct-2010





www.aitech1

TITLE			
KID AMD GPU-3			
SIZE	CODE	DOC. NUMBER	REV
A3	CS	<i>Model No</i>	<i>000</i>
SHEET		51	OF 60


CHANGE by	<i>Chiu, Nicholas</i>	<i>8-Oct-2010</i>
-----------	-----------------------	-------------------





R110 OPEN FOR BACO



FOR BACO OPTION1



BOM CHANGE




INVENTEC


TITLE			
KID AMD GPU-5			
SIZE	CODE	DOC. NUMBER	REV
A3	CS	Model No	000
SHEET		53	OF 60


CHANGE by Chiu, Nicholas

8-Oct-2010

8







	1	2	3	4	5	6	7	8	
A									A
B									B
C									C
D									D
E									E
F									F
	1	2	3	4	5	6	7	8	

www.aitech1.ru

INVENTEC			
TITLE KID AMD SLG3NB142V			
SIZE A3	CODE CS	DOC. NUMBER <i>Model No</i>	REV 000
CHANGE by <i>Chiu, Nicholas</i>		8-Oct-2010	
SHEET		57	OF 60

	1	2	3	4	5	6	7	8	
A									A
B									B
C									C
D									D
E									E
F									F
						CHANGE by <i>Chiu, Nicholas</i>		8-Oct-2010	
						6	7	8	

www.aitech1.ru

INVENTEC			
TITLE <i>KID AMD</i>			
SIZE A3	CODE CS	DOC. NUMBER <i>Model No</i>	REV <i>000</i>
SHEET		58	OF 60

	1	2	3	4	5	6	7	8	
A									A
B									B
C									C
D									D
E									E
F									F
						CHANGE by <i>Chiu, Nicholas</i>		8-Oct-2010	
						6	7	8	

www.aitech1.ru

INVENTEC			
TITLE <i>KID AMD</i>			
SIZE A3	CODE CS	DOC. NUMBER <i>Model No</i>	REV <i>000</i>
SHEET		59	OF 60

	1	2	3	4	5	6	7	8	
A									A
B									B
C									C
D									D
E									E
F									F
						CHANGE by <i>Chiu, Nicholas</i>		8-Oct-2010	
						6	7	8	

www.aitech1.ru

INVENTEC			
TITLE <i>KID AMD</i>			
SIZE A3	CODE CS	DOC. NUMBER <i>Model No</i>	REV <i>000</i>
SHEET		60	OF 60